

## THE EFFECTS OF OXIDE THICKNESS ON THE INTERFACE AND OXIDE PROPERTIES OF METAL-TANTALUM PENTOXIDE-SI (MOS) CAPACITORS

P. Ozdag, E. Atanassova<sup>a</sup>, M.Gunes<sup>\*</sup>

Department of Physics, Izmir Institute of Technology, Izmir, Turkey

<sup>a</sup>Institute of Solid State Physics, Bulgarian Academy of Sciences, Sofia, Bulgaria

High dielectric constant tantalum-pentoxide insulating layers were prepared on p-type (100) crystalline silicon wafers using an RF magnetron sputtering technique. Then, metal-oxide-semiconductor (Al-Ta<sub>2</sub>O<sub>5</sub>-Si) structures were formed with various oxide thickness from 15 to 25 nm. Devices were characterized using the high frequency capacitance-voltage (C-V) spectroscopy method. From the analysis of the high frequency C-V curves, non-ideal effects such as oxide charges and interface trap densities have been evaluated. The results for Ta<sub>2</sub>O<sub>5</sub> layers have been compared with those for conventional SiO<sub>2</sub> layers. Interface trap densities were found to be  $1.6 \pm 0.4 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$  for Ta<sub>2</sub>O<sub>5</sub> and about  $2 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$  for SiO<sub>2</sub> insulating layers. There was no clear thickness dependence of the interface trap densities for the Ta<sub>2</sub>O<sub>5</sub> insulating layers.

(Received December 9, 2004; accepted January 26, 2005)

*Keywords:* Metal-oxide-semiconductor (MOS) capacitors, Tantalum pentoxide, Capacitance-voltage spectroscopy

### 1. Introduction

High dielectric constant insulating layers have become important to replace the native silicon dioxide used for the gate dielectric of DRAMS [1, 2 and references therein]. The search for a replacement for SiO<sub>2</sub> not only requires a high dielectric constant but also chemical stability with Si, a low leakage current and wide band gap properties. Among all the candidates, Ta<sub>2</sub>O<sub>5</sub> layers have received considerable attention because of their potential application as dielectric films for storage capacitors in high density DRAMs [3-6] due to the relatively high dielectric constant (20-40), high refractive index and adequate dielectric breakdown strength [7 and references therein, 8]. It has also been demonstrated that the dielectric constant of Ta<sub>2</sub>O<sub>5</sub> layers shows a thickness dependence [7-10]. Nevertheless, there are a number of problems that have to be overcome before sufficient reliability can be provided in modern integrated circuit fabrication. One of them is the defect density in the structure of the Si-Ta<sub>2</sub>O<sub>5</sub> interface and that in the oxide. In general, these defect states in the SiO<sub>2</sub> system are characterized qualitatively, using high frequency capacitance-voltage measurements and quantitatively by using the conductance spectroscopies [11]. However, in high dielectric constant insulators, the investigation of these defect states is rather difficult, due to high leakage currents through the oxide. In the present paper, the effects of the oxide thickness on the interface properties of Si-Ta<sub>2</sub>O<sub>5</sub> structure are investigated using the high frequency C-V characteristics of Al-Ta<sub>2</sub>O<sub>5</sub>-Si(p) (MOS) structures and the effective oxide charges and interface trap densities are obtained using Terman's method [12].

---

\* Corresponding author: mehmetgunes@iyte.edu.tr

## 2. Experimental procedure

Tantalum pentoxide films with thicknesses of 15 – 25 nm were deposited on p-type (100), 15  $\Omega$  cm Si, by RF magnetron sputtering from a tantalum target in an Ar atmosphere. The system base pressure was  $6 \times 10^{-4}$  Pa, the working gas pressure 3 Pa, the RF power density 2.2 W/cm<sup>2</sup>, the deposition rate,  $v = 9.3$  nm/min, and the substrate temperature  $T_s = 300$ K. After the deposition, the Ta films were oxidized in dry oxygen at atmospheric pressure at 873 K with an O<sub>2</sub> flow rate of 5.1 min<sup>-1</sup>. It is proposed that the oxidation temperature,  $T_{ox}$ , is low enough for oxidation of the silicon substrate to be negligible, and the formation of tantalum silicide is prevented. The thickness  $t_{ox}$  of the Ta<sub>2</sub>O<sub>5</sub> layers was measured by ellipsometry ( $\lambda = 632.8$  nm) and layers with  $t_{ox} = 15, 20$  and 25 nm were investigated. For the electrical characterization, MOS capacitors were fabricated by evaporation of Al dots with a thickness of 500 nm, through a shadow mask with a gate electrode area of  $1.96 \times 10^{-3}$  cm<sup>2</sup>. Post metallization annealing was carried out in H<sub>2</sub> at 723 K for 1h. High frequency C-V measurements were carried out using a Keithley Model 82 system, and the data were acquired by a computer through an IEEE-488 interface bus. The dielectric constant, doping concentration and flat band voltage values were determined from the experimental high frequency C-V curves. Theoretical ideal C-V characteristics were calculated using a computer program and equations defined for MOS devices [13,14]. The effective oxide charge density,  $N_{eff}$ , and the density of interface defect states,  $D_{it}$ , were calculated from the high frequency C-V curves using Terman's method [12,14].

## 3. Results and discussion

The experimental high frequency C-V characteristics of Al-Ta<sub>2</sub>O<sub>5</sub>-Si(p) (MOS) capacitors with different oxide thicknesses are shown in Fig. 1. These curves represent the typical high frequency C-V dependence of a MOS capacitor. The doping concentrations of the devices are almost identical ( $2 \times 10^{15}$  cm<sup>-3</sup>), as obtained from the  $1/C^2$  vs.  $V_G$  curves. The flat-band voltages,  $V_{FB}$ , due to non-ideal effects present in MOS capacitors, were found to be -1.74, -1.77 and -1.63 V for oxide thicknesses of 15, 20 and 25 nm, respectively. The effect of the oxide thickness is clearly reflected in the magnitude of the oxide capacitance dominating in the accumulation region, since the areas of the devices are equal and the dielectric constant did not change significantly at these oxide thicknesses. The parameters derived from the high frequency C-V measurements are also summarized in Table 1, where the dielectric constant,  $\epsilon_{ox}$ , of Ta<sub>2</sub>O<sub>5</sub> is  $11.7 \pm 0.9$ , in agreement with recent reports [7-10]. In addition, the experimental high frequency C-V curves of an Al-SiO<sub>2</sub>-Si MOS capacitor prepared on a p-type Si wafer with a  $1.17 \times 10^{15}$  cm<sup>-3</sup> doping concentration is shown in Fig. 1, to compare the effect of the dielectric constant of Ta<sub>2</sub>O<sub>5</sub> layers on the oxide capacitance. For the same 20 nm oxide thickness and gate area, the oxide capacitance of the Al-SiO<sub>2</sub>-Si(p) MOS capacitor shifts to lower values due to the different dielectric constant.




Fig. 1. High frequency (1MHz) capacitance-voltage characteristics of Al-Ta<sub>2</sub>O<sub>5</sub>-Si (MOS) capacitors with different oxide thicknesses, and that of conventional Al-SiO<sub>2</sub>-Si capacitor with an oxide thickness of 20 nm.

Table 1. Summary of the parameters extracted from the high frequency C-V measurements. Data presented here are the average of several device characteristics measured from different parts of the substrate wafer

Sample	tox (nm)	$\epsilon_{ox}$	$C_{ox}$ (pF)	$N_A$ ( $cm^{-3}$ ) $\times 10^{15}$	$V_{FB}$ (volt)	$N_{eff}$ ( $cm^{-2}$ ) $\times 10^{12}$
Ta <sub>2</sub> O <sub>5</sub>	15	10.1	1165	2.04	-1.74	3.11
	20	12.6	1093	1.95	-1.77	3.02
	25	11.8	818	2.15	-1.63	1.90
SiO <sub>2</sub>	20	3.9	250	1.17	-1.31	0.34

The theoretical capacitance versus surface potential,  $\psi_s$ , was calculated using the corresponding theoretical equations defined for MOS capacitors [13,14] and the extracted experimental values of the doping concentration,  $N_A$ , oxide thickness, dielectric constant and gate area. Both the experimental and theoretical (ideal) normalized capacitance ( $C/C_{ox}$ ) versus gate voltage data are plotted together in Fig. 2, for insulating layers of Ta<sub>2</sub>O<sub>5</sub> and SiO<sub>2</sub>. It is clearly seen that the experimental normalized C-V curve shifts from the ideal one, due to non-ideal effects present in the MOS devices. The flat-band voltage,  $V_{FB}$ , values obtained for each sample are also indicated on the normalized capacitance curves. Using these voltage shifts, the effective oxide charge density,  $Q_{eff}$ , and effective number of charges per unit area,  $N_{eff}$ , are calculated using equation (10.10) of reference [14]. These are also summarized in Table 1. For oxide layers of thickness 15 and 20 nm,  $N_{eff}$  is about  $3.1 \times 10^{12} cm^{-2}$  and decreases to  $1.90 \times 10^{12} cm^{-2}$  for a 25 nm thick Ta<sub>2</sub>O<sub>5</sub> layer. The level of  $N_{eff}$  found here is in the same order as reported for the other metal oxide layers proposed for the replacement of SiO<sub>2</sub> [1]. However,  $N_{eff}$  is  $3.4 \times 10^{11} cm^{-2}$ , approximately ten times lower than for native oxide SiO<sub>2</sub>, in agreement with reported results [1].




Fig. 2. Normalized experimental and theoretical capacitance-voltage curves of MOS capacitors with an insulating layer of (a) Ta<sub>2</sub>O<sub>5</sub> and (b) SiO<sub>2</sub>.

In addition, the shifts between the theoretical and experimental curves are not only due to oxide charges but also to states at the oxide-Si interface. Using the theoretical and experimental normalized capacitance curves, the surface potential  $\psi_s$  versus gate voltage  $V_G$  curve was obtained for each sample, and the density of interface trap states,  $D_{it}$ , was calculated using Terman's method [12]. The distribution of  $D_{it}$  values obtained for the Ta<sub>2</sub>O<sub>5</sub> and SiO<sub>2</sub> insulating layers is shown in Fig. 3, as a function of the energy in the bandgap of the silicon. The value of  $D_{it}$  for Ta<sub>2</sub>O<sub>5</sub> is  $1.6 \pm 0.4 \times 10^{12} cm^{-2} eV^{-1}$ , and does not show a clear dependence on the oxide thickness.




Fig. 3. Density of interface trap states as a function of energy in the bandgap of c-silicon for  $\text{Ta}_2\text{O}_5$  and  $\text{SiO}_2$  insulating layers.

However, these values are much higher than that of native oxide  $\text{SiO}_2$ , and are above the limit for the requirement of  $D_{it} (< 2 \times 10^{11} \text{ cm}^{-3} \text{ eV}^{-1})$ , as specified by a detailed investigation [1] of the possibilities for the replacement of the gate dielectric in technological applications, for device dimensions of less than 50 nm.

#### 4. Conclusions

The use of  $\text{Ta}_2\text{O}_5$  insulating layers, less than 30 nm thick, in MOS capacitors was examined in terms of the oxide and Si-oxide interface properties, which were investigated using high frequency C-V spectroscopy. They were compared with those of native  $\text{SiO}_2$  insulating layers. It was found that  $\text{Ta}_2\text{O}_5$  layers contain almost ten times higher concentrations of effective oxide charges than native oxide  $\text{SiO}_2$ . The density of traps at the Si- $\text{Ta}_2\text{O}_5$  interface is about  $1.6 \pm 0.4 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ , and does not show a systematic dependence on the oxide thickness. The values of  $D_{it}$  are still much higher than that of the  $\text{SiO}_2$ -Si interface and above the limit for the requirement of  $D_{it} (< 2 \times 10^{11} \text{ cm}^{-3} \text{ eV}^{-1})$  as specified by a detailed investigation [1] of the possibilities for the replacement of the gate dielectric in technological applications, for device dimensions of less than 50 nm.

#### References

- [1] L. Manchanda, M. D. Morris, M. L. Green, R. B. van Dover, F. Klemens, T. W. Sorsch, P. J. Silverman, G. Wilk, B. Busch, S. Aravamudhan, *Microelectronic Engineering* **59**, 351 (2001)
- [2] C. Chaneliere, J. L. Autran, R. A. B. Devine, B. Balland, *Materials Science and Engineering* **R22**, 269 (1998).
- [3] P. Singer, *Semicond. International* **4**, 56 (1994).
- [4] H. Shrinki, M. Nakata, *IEEE Trans. Electron. Devices* **ED-38**, 455 (1991).
- [5] R. Devine, *Appl. Phys. Lett.* **68**, 1924 (1996).
- [6] H. Shinriki, T. Kisu, S. L. Kimura, Y. Nishioka, Y. Kawamoto, K. Mukai, *IEEE Trans. El. Dev.* **37**, 1939 (1990).
- [7] T. Dimitrova, E. Atanassova, *Solid-State Electronics* **42**, 307 (1998).
- [8] S. Ezhilvalavan, T. Y. Tseng, *Journal of Materials Science: Materials in Elect.* **10**, 9 (1999).
- [9] A. Paskaleva, E. Atassova, T. Dimitrova, *Vacuum* **58**, 470 (2000).
- [10] E. Atanassova, *Microelectronics Reliability* **39**, 1185 (1999).
- [11] E. H. Nicollian, A. Goetzberger, A. D. Lopez, *Solid State Electronics* **12**, 937 (1969).
- [12] L. M. Terman, *Solid- State Electron* **5**, 285 (1962).
- [13] S. M. Sze, *Physics of Semiconductors*, Wiley- Interscience (1969)
- [14] E. H. Nicollian, J. R. Brews, *MOS Physics Technology*, Wiley- Interscience, 325-328 (1982).